



Massachusetts Institute of Technology

Positive-Bias Temperature Instability (PBTI) of GaN MOSFETs

Alex Guo and Jesús A. del Alamo

**Microsystems Technology Laboratories (MTL)
Massachusetts Institute of Technology (MIT)
Cambridge, MA, USA**

Sponsor: United States National Defense Science & Engineering Graduate Fellowship (NDSEG)

Purpose

To understand the physics of and to mitigate PBTI in GaN n-MOSFETs.

Outline

- 1. Introduction**
- 2. Experimental setup**
- 3. PBTI results**
- 4. Discussion and modeling**
- 5. Conclusions**



1. Introduction

- GaN promising for power electronics
- Positive-Bias Temperature Instability (PBTI) is a concern:
 - Operational instability
 - Long-term reliability issue
- Challenge: mechanisms responsible for PBTI?



Favored structure: GaN MIS-HEMT

- MIS-HEMT: Metal-Insulator-Semiconductor High Electron Mobility Transistor
- Why GaN MIS-HEMT: Large gate swing, low gate leakage




P. Lagger, TED 2014

- Many layers and interfaces complicate PBTI picture
- Many possible sites for trapping



2. Experimental setup

- Simpler GaN MOSFET structure



- One interface: oxide/GaN interface
- Studied devices with two different gate dielectrics with same EOT:
 - SiO_2
 - $\text{SiO}_2/\text{Al}_2\text{O}_3$ composite

PBTI experiment flow





- V_T : V_{GS} value when $I_D = 1 \mu\text{A}/\text{mm}$
- S : Extracted at $I_D = 0.1 \mu\text{A}/\text{mm}$
- g_m_{max} : Extracted on ramp down
- All at $V_{DS} = 0.1 \text{ V}$
- First sample: ~ 1-2 s after removal of stress

3. PBTI results

Voltage dependence of ΔV_T and ΔS at RT

- ΔV_T , ΔS at $t_{\text{recovery}} = 1 \text{ s}$

SiO_2





E field $\sim 1, 2, 3 \text{ MV/cm}$

- $t_{\text{stress}} \uparrow \rightarrow \Delta V_T \uparrow$
- $V_{\text{GS_stress}} \uparrow \rightarrow \Delta V_T \uparrow$
- Minimal ΔS for 5 and 10 V stress, clear increase for 15 V stress
- After 15 V stress, partial V_T recovery, no S recovery

Temperature dependence of ΔV_T and ΔS

Stress conditions:


- $V_{GS_Stress} = 15 \text{ V}$, $T = -40^\circ\text{C}$, RT, 75°C , $t_{stress} = 10 - 10,000 \text{ sec}$



- $T \uparrow \rightarrow \Delta V_T \uparrow$
- $T \uparrow \rightarrow \Delta S \uparrow$
- Partial V_T recovery, no S recovery

Stress time and voltage evolution of $\Delta g_{m,\max}$

- Different set of experiments, same stress conditions, RT




- $t_{\text{stress}} \uparrow \rightarrow |\Delta g_{m,\max}| \uparrow$
- $V_{GS,\text{stress}} \uparrow \rightarrow |\Delta g_{m,\max}| \uparrow$
- g_m completely recovers after thermal detrapping

SiO₂ devices summary

- **Positive ΔV_T increases with stress voltage, time and temperature**
- **ΔV_T recoverable under benign stress ($V_{GS_stress} \leq 10$ V, $T \leq RT$)**
- **ΔV_T partially recoverable under harsh stress**
- **ΔS non-recoverable under harsh stress**

$\text{SiO}_2/\text{Al}_2\text{O}_3$ vs. SiO_2 devices: ΔV_T

- ΔV_T at $t_{\text{recovery}} = 1\text{s}$, $T = -40^\circ\text{C}$, RT, 75°C , $t_{\text{Stress}} = 10 - 10,000\text{ sec}$




$\text{SiO}_2/\text{Al}_2\text{O}_3$ vs. SiO_2 :

- Weaker T dependence
- Larger ΔV_T for $T \leq \text{RT}$

$\text{SiO}_2/\text{Al}_2\text{O}_3$ vs. SiO_2 devices: ΔS

- ΔS at $t_{\text{recovery}} = 1\text{s}$, RT




$\text{SiO}_2/\text{Al}_2\text{O}_3$ vs. SiO_2 :

- Minimal ΔS for all stress voltages and T's

$\text{SiO}_2/\text{Al}_2\text{O}_3$ vs. SiO_2 devices: $\Delta g_{m,\text{max}}$

- $\Delta g_{m,\text{max}}$ after stress during ramp down, RT



$\text{SiO}_2/\text{Al}_2\text{O}_3$ vs. SiO_2 :

- Partial recovery of g_m

SiO₂ devices vs. SiO₂/Al₂O₃ devices

Summary

Similarities:

- Positive ΔV_T increases with stress voltage, time and temperature
- ΔV_T recoverable under benign stress
- ΔV_T partially recoverable under harsh stress

Differences:

- SiO₂/Al₂O₃ devices show larger ΔV_T at T ≤ RT
- SiO₂/Al₂O₃ devices show weaker T dependence
- Both show non-recoverable ΔV_T under harsh stress, but
 - SiO₂ → shows non-recoverable ΔS
 - SiO₂/Al₂O₃ → shows non-recoverable $\Delta g_{m,\max}$



4. Discussion and modeling

Mechanisms behind ΔV_T

For both dielectrics:



- Recoverable ΔV_{T_rec} + Non-recoverable ΔV_{T_perm}

$$V_{GS_stress} = 15 \text{ V at RT}$$




Recoverable ΔV_T under benign stress

- $V_{GS_stress} \leq 10$ V, $T \leq RT$
- Power law dependence with stress time
- Also observed in other MOS systems




S. Zafar, TDMR 2005

S. Deora, et al., IPRS 2014



- Consistent with electron trapping in pre-existing oxide traps

Oxide trapping model



$$\Delta V_{T_{\text{ox}}} = \Delta V_{max} \cdot \left\{ 1 - \exp\left(-\left(\frac{t}{\tau_0}\right)^\beta\right) \right\}$$

S. Zafar, TD-MR 2005

- t: stress time
- ΔV_{max} is function of trap density and trapped charge centroid
- β describes trap distribution
- τ_0 is time constant of traps

SiO_2 : $\beta = 0.25$; $\tau_0 = 150$ s



$\text{SiO}_2/\text{Al}_2\text{O}_3$: $\beta = 0.22-0.25$; $\tau_0 = 200$ s

Channel	Oxide	β
Si	Al_2O_3	0.32
InGaAs	Al_2O_3 , $\text{ZrO}_2/\text{Al}_2\text{O}_3$	0.26- 0.29
GaN	SiO_2 , $\text{SiO}_2/\text{Al}_2\text{O}_3$	0.22- 0.25

This work

Non-recoverable ΔV_T under harsher stress SiO_2 devices



- $V_{\text{GS, stress}} = 15 \text{ V}$



- Non-recoverable ΔV_T correlates with non-recoverable $\Delta S \rightarrow$ generation of interface states

Non-recoverable ΔV_T under harsher stress $\text{SiO}_2/\text{Al}_2\text{O}_3$ devices

- $V_{GS,\text{stress}} = 15 \text{ V, RT}$



- Non-recoverable ΔV_T correlates with non-recoverable $\Delta g_{m,\text{max}}$ → generation of oxide traps near $\text{Al}_2\text{O}_3/\text{GaN}$ interface
- Also observed in $\text{Al}_2\text{O}_3/\text{InGaAs}$ MOSFETs (S. Deora, IRPS 2014)

5. Conclusions

- Under benign stress ($V_{GS_stress} \leq 10$ V, $T \leq RT$):
 - ΔV_T due to electron trapping in pre-existing oxide traps
 - ΔV_T mostly recoverable
- Under harsher stress ($V_{GS_stress} = 15$ V), additional non-recoverable ΔV_T :
 - $\text{SiO}_2 \rightarrow$ generation of interface states
 - $\text{SiO}_2/\text{Al}_2\text{O}_3 \rightarrow$ generation of oxide traps near oxide/GaN interface
- Oxide trapping model shows excellent agreement with experimental data at all T

Questions?

Thank you