# Positive-Bias Temperature Instability (PBTI) of GaN MOSFETs

Alex Guo and Jesús A. del Alamo

Microsystems Technology Laboratories (MTL) Massachusetts Institute of Technology (MIT) Cambridge, MA, USA

Sponsor: United States National Defense Science & Engineering Graduate Fellowship (NDSEG)



# To understand the physics of and to mitigate PBTI in GaN n-MOSFETs.

# Outline

- **1. Introduction**
- 2. Experimental setup
- **3. PBTI results**
- 4. Discussion and modeling
- **5. Conclusions**

# **1. Introduction**

- GaN promising for power electronics
- Positive-Bias Temperature Instability (PBTI) is a concern:
  - Operational instability
  - Long-term reliability issue
- Challenge: mechanisms responsible for PBTI?



#### **Favored structure: GaN MIS-HEMT**

- MIS-HEMT: Metal-Insulator-Semiconductor High Electron Mobility Transistor
- Why GaN MIS-HEMT: Large gate swing, low gate leakage



- Many layers and interfaces complicate PBTI picture
- Many possible sites for trapping

# 2. Experimental setup

• Simpler GaN MOSFET structure



- One interface: oxide/GaN interface
- Studied devices with two different gate dielectrics with same EOT:
  - SiO<sub>2</sub>
  - SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> composite

#### **PBTI experiment flow**



### **3. PBTI results** Voltage dependence of $\Delta V_T$ and $\Delta S$ at RT



- $t_{stress} \uparrow \rightarrow \Delta V_T \uparrow$
- $V_{GS\_stress} \uparrow \rightarrow \Delta V_{T} \uparrow$
- Minimal  $\Delta S$  for 5 and 10 V stress, clear increase for 15 V stress
- After 15 V stress, partial V<sub>T</sub> recovery, no S recovery

#### Temperature dependence of $\Delta \textbf{V}_{\textbf{T}}$ and $\Delta \textbf{S}$

#### **Stress conditions:**

• V<sub>GS\_Stress</sub> = 15 V, T = -40°C, RT, 75°C, t<sub>stress</sub>= 10 – 10,000 sec



- $T \uparrow \rightarrow \Delta V_{T} \uparrow$
- $T \uparrow \rightarrow \Delta S \uparrow$
- Partial V<sub>T</sub> recovery, no S recovery

#### Stress time and voltage evolution of $\Delta g_{m,max}$

• Different set of experiments, same stress conditions, RT



- $V_{GS \text{ stress}} \uparrow \rightarrow |\Delta g_{m,max}| \uparrow$
- g<sub>m</sub> completely recovers after thermal detrapping

### SiO<sub>2</sub> devices summary

- Positive \(\Delta V\_T\) increases with stress voltage, time and temperature
- △V<sub>T</sub> recoverable under benign stress (V<sub>GS\_stress</sub> ≤ 10 V, T ≤ RT )
- $\Delta V_T$  partially recoverable under harsh stress
- $\Delta$ S non-recoverable under harsh stress

#### $SiO_2/AI_2O_3$ vs. $SiO_2$ devices: $\Delta V_T$

•  $\Delta V_T$  at t<sub>recovery</sub> = 1s, T = -40°C, RT, 75°C, t<sub>Stress</sub> = 10 - 10,000 sec



#### $SiO_2/AI_2O_3$ vs. $SiO_2$ devices: $\Delta S$

• ΔS at t<sub>recovery</sub> = 1s, RT



### $SiO_2/AI_2O_3$ vs. $SiO_2$ devices: $\Delta g_{m,max}$

•  $\Delta g_{m,max}$  after stress during ramp down, RT



## SiO<sub>2</sub> devices vs. SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> devices Summary

#### Similarities:

- Positive ΔV<sub>T</sub> increases with stress voltage, time and temperature
- $\Delta V_T$  recoverable under benign stress
- $\Delta V_T$  partially recoverable under harsh stress

#### Differences:

- SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> devices show larger  $\Delta V_T$  at T  $\leq$  RT
- $SiO_2/AI_2O_3$  devices show weaker T dependence
- Both show non-recoverable  $\Delta V_T$  under harsh stress, but
  - SiO<sub>2</sub>  $\rightarrow$  shows non-recoverable  $\Delta$ S
  - SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>  $\rightarrow$  shows non-recoverable  $\Delta g_{m,max}$

## 4. Discussion and modeling Mechanisms behind ΔV<sub>T</sub>

For both dielectrics:

• Recoverable  $\Delta V_{T_{rec}}$  + Non-recoverable  $\Delta V_{T_{perm}}$ 



#### Recoverable $\Delta V_T$ under benign stress

- $V_{GS\_stress} \le 10 \text{ V}, \text{ T} \le \text{RT}$
- Power law dependence with stress time
- Also observed in other MOS systems



Consistent with <u>electron trapping in pre-existing oxide traps</u>

#### **Oxide trapping model**



# Non-recoverable $\Delta V_T$ under harsher stress SiO<sub>2</sub> devices

• V<sub>GS\_stress</sub> = 15 V



 Non-recoverable ∆V<sub>T</sub> correlates with non-recoverable ∆S → generation of interface states

# Non-recoverable $\Delta V_T$ under harsher stress SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>devices





- Non-recoverable ∆V<sub>T</sub> correlates with non-recoverable ∆g<sub>m,max</sub> → generation of oxide traps near Al<sub>2</sub>O<sub>3</sub>/GaN interface
- Also observed in Al<sub>2</sub>O<sub>3</sub>/InGaAs MOSFETs (S. Deora, IRPS 2014)

## **5.** Conclusions

- Under benign stress (V<sub>GS\_stress</sub> ≤ 10 V, T ≤ RT):
  - $\Delta V_T$  due to electron trapping in pre-existing oxide traps
  - ΔV<sub>T</sub> mostly recoverable
- Under harsher stress (V<sub>GS\_stress</sub> = 15 V), additional nonrecoverable ΔV<sub>T</sub>:
  - $SiO_2 \rightarrow$  generation of interface states
  - SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> → generation of oxide traps near oxide/GaN interface
- Oxide trapping model shows excellent agreement with experimental data at all T

# **Questions?**

Thank you